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Abstract— Dynamic random-access memory (DRAM), which 
represents 99% of random access memory (RAM), is fast and has 
excellent endurance, but suffers from disadvantages such as short 
data retention time (volatility) and loss of data during readout 
(destructive read). As a consequence, it requires persistent data 
refreshing, increasing energy consumption, degrading 
performance and limiting scaling capacity. It is therefore 
desirable that the next generation of RAM will be non-volatile 
(NVRAM), low power, high endurance, fast and non-
destructively read. Here, we report on a new form of NVRAM: a 
compound-semiconductor charge-storage memory that exploits 
quantum phenomena for its operational advantages. Simulations 
show that the device is extremely low power, with 100 times lower 
switching energy per unit area than DRAM, but with similar 
operating speeds. Non-volatility is achieved due to the 
extraordinary band offsets of InAs and AlSb, providing a large 
energy barrier (2.1 eV) which prevents the escape of electrons. 
Based on the simulation results, an NVRAM architecture is 
proposed for which extremely low disturb-rates are predicted as a 
result of the quantum-mechanical resonant-tunneling mechanism 
used to write and erase. 
 




roduction and sales of electronic memories are dominated 
by dynamic random-access memory (DRAM) and Flash. 
DRAM is the workhorse of active memory in current 
electronics. It is fast, cheap to produce and has very high 
endurance. However, it also has some inconvenient properties, 
notably volatility and destructive read. As a result, persistent 
data refreshing is required, negatively impacting the 
bandwidth, scaling capacity and energy consumption of the 
memory [1]. Consequently, the search for alternative memory 
concepts with all of the advantages of DRAM and none of the 
disadvantages, sometimes called ‘universal memory’, 
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continues. Universal memory cells should be non-volatile, 
low-voltage, low-energy, non-destructively read, cheap, fast 
and high-endurance, providing a universal solution for all 
memory requirements. Implementing such a memory as a non-
volatile RAM (NVRAM), for example, would produce a 
paradigm shift in computing. However, a seemingly 
insurmountable stumbling block is the apparently 
contradictory requirements of non-volatility, which 
necessitates a very robust programmed state, and fast, low-
voltage (low-energy) write and erase, which implies a state that 
can be readily changed. This has led to the view that the 
universal memory concept is not realistic [2]. 
Here, we report on a novel memory [3] that exploits the 
quantum properties of a triple-barrier resonant tunneling (RT) 
structure to allow the contradictory combination of non-
volatility with low-voltage write and erase. Due to the large 
(2.1 eV) barrier, the intrinsic (thermal excitation) electron 
storage time of our InAs/AlSb system was predicted [4] to 
substantially exceed the age of the Universe. Clearly, in real 
devices the presence of other loss mechanisms will lower the 
actual storage time dramatically. Nevertheless, the barrier of 
2.1 eV exceeds that of NAND Flash (1.6 eV), so such devices 
are expected to be non-volatile, and this has been 
demonstrated in recent work [9]. Despite this, write and erase 
require ≤2.3 V.  The simulation results detailed here are from a 
specially-developed, room-temperature model implemented 
using a combination of commercial software. nextnano multi-
scattering Büttiker (MSB) software [5],[6] was used to 
investigate the transport of carriers through the RT structure 
(write and erase), nextnano++ to model the channel (read), and 
Simulation Program with Integrated Circuit Emphasis (SPICE) 
[7], to determine the corresponding overall device and circuit-
level properties. The simulation parameters used to model the 
device physics are provided in Table I and are fixed to 
experimentally observed constants [6], [8]. The chosen 
structure of the device is based on very recently reported 
memory cells operating at low voltages at room temperature 
[9]. In these devices, the read process utilized a depletion 
mode channel that is “normally-on”, i.e. is conducting at zero 
gate bias. However, this inhibits its implementation in a RAM, 
as devices in the array that are not being addressed cannot be 
switched off. Here, to overcome this obstacle, the thickness of 
the channel used for the read cycle is reduced to form a 
quantum well (QW), exploiting quantum confinement to create 
a channel with a threshold voltage for conductivity to read the 
device. This structural adaptation produces the “normally-off” 
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channel that is required for an operational floating gate (FG) 
RAM. Combining the results of the resonant tunneling 
simulations and QW channel (QWCH) simulations into a 
SPICE program predicts that this memory can operate as a 
disturb-free, fully-functional RAM at DRAM speeds, but with 
the additional advantages of non-volatility and non-destructive 
read. 
II. DEVICE CONCEPT 
The construction of the device is illustrated schematically in 
Fig. 1a. The memory features a tunneling junction constructed 
from thin InAs/AlSb layers to form a triple barrier structure. 
The key characteristic of the tunneling junction is that it does 
not allow electrons to pass through it under zero bias, but will 
under small potentials between the control gate (CG) and 
channel (≤2.3 V). Within a small and specific voltage range 
(~0.5 V), electrons are rapidly transported through the junction 
via resonant tunneling to (or from) the FG. This results in 
sharp and high current-density peaks that allow the memory to 
achieve non-volatility and RAM capabilities. It is important to 
understand this process, and simulate transport through this 
region to investigate the performance characteristics of the 
device. 
The FG is an electron confining layer that stores any charge 
that tunnels through the thin AlSb barriers which form the 
tunneling region (Fig. 1a). It is this charge storage region that 
defines the state, similar to the floating-gate metal-oxide-
semiconductor field effect transistor (FGMOSFET) cells used 
in Flash memory [9].  Logic “1” is assigned to the state in 
which there are no charges inside the FG. When a suitable 
voltage pulse is applied, charges tunnel quantum mechanically 
from the CG into the FG, where they are trapped by an AlSb 
charge-blocking layer. This state is defined as logic “0”, 
achieved by adding charges to the FG (write cycle). Similarly, 
a voltage pulse of opposite polarity can be used to remove 
charges from the FG in order to return to the “1” state (erase 
cycle) [3], [9].  
III. WRITE AND ERASE VIA RESONANT TUNNELING 
The triple barrier construction of the tunneling region forms 
two QWs within the structure (Fig. 1b), causing electrons to be 
confined to distinct energy levels [9]. Two QWs are required 
to produce a sufficiently thick barrier to prevent leakage via 
conventional tunnelling (i.e. not via a resonant state), whilst 
simultaneously utilising thin QWs raises the confined states to 
produce a well-defined resonant tunneling peak. Furthermore, 
the well thicknesses are sufficiently dissimilar to prevent 
energy-state alignment between the two wells, which would 
otherwise reduce the electron blocking capability of the central 
barrier. Applying a voltage across the tunneling junction tilts 
the conduction band such that the energy levels relative to the 
energy of incident electrons (emitter) changes. In the case of 
this structure, the electrons outside the tunneling junction are 
in a quasi-bound state due to the formation of a triangular-
shaped well from the applied voltage [11]. This is shown by 
the color scale for the density of states (DOS) for the write 
process displayed in Fig. 1c and d. In these figures, the 
conduction band is at a gradient due to an applied voltage at 
the CG of the device. A similar DOS plot is used for the erase 
process with an opposite polarity voltage, displayed in Fig. 1e. 
Coherent resonant tunneling allows the energy levels of the 
well to act as a filter, allowing only electrons with similar 
energy to transmit. An applied bias lowers the energy level of 
the well state relative to the energy of incident electrons from 
the emitter, which is the quasi-bound state of the electrons at 
their source, i.e. at the CG for the write cycle, and the FG for 
the erase cycle. At a specific applied bias, the energy of the 
incident electrons and energy level of the well on the other 
side of the AlSb barrier are the same, resulting in a sharp 
increase in transmission through the barrier. Once the applied 
bias is such that the emitter energy exceeds the QW energies, 
the transmission through the barrier drops sharply [12]. This is 
demonstrated by the current density plot for the tunneling 
junction of the device in Fig. 1f, where the applied voltage is 
across the device terminals (i.e. the 15 nm AlSb barrier is 
accounted for). The results show two sharp current peaks for 
the tunneling junction under negative CG bias for the write 
process. The smaller peak at -1.6 V is characteristic of emitter 
and well energy alignment for QW2 (QW nearest the FG), 
where the electron wave-function of QW2 is also spatially 
present in QW1, the first well of the tunneling junction (Fig. 
1c). This allows tunneling from the CG to the FG via QW1 and 
QW2 in a fast, coherent process. Similarly for the second, 
larger peak at higher voltage (-1.9 V) due to alignment of the 
quasi-bound emitter energy state with the energy of QW1 (Fig. 
1d). The applied bias for the density of states plots, labelled c 
and d in Fig. 1f, correspond to the peaks in tunneling current 
for the write process, demonstrating that the current-voltage 
relation for the write cycle is a result of coherent resonant 
tunneling through the InAs/AlSb triple barrier structure from 
combined QW1 and QW2 energy alignments. 
The simulation of the tunneling junction was repeated using 
TABLE I 
NEXTNANO MSB MATERIAL PARAMETERS 
Parameter InAs AlSb 
Band-edge offset (eV) 1.390 1.385 
Band-edge gap (eV)  0.417 2.386 
Band-edge α (eVK-1) 0.276E-3 0.42E-3 
Band-edge β (K) 93 140 
Effective mass m0  0.026 0.14 
Static dielectic constant 15.15 12.04 
Optic dielectric consant 12.25 10.24 
Deformation potential (eV) -6.66 -8.12 
Material density (kgm-3) 5.61E3 4.26E3 
LO phonon energy (meV) 30 42 
LO phonon width (meV) 3 3 
   
 
Material parameters used for simulation in nextnano software packages. 
These can be found in the program database and are fixed to experimental 
values [6, 17]. LO = longitudinal optical. 
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opposite polarity voltages for the erase cycle. The results are 
similar to the write cycle, with a current peak corresponding to 
the FG electron energies aligning with the QW energies in the 
tunneling junction (Fig. 1e). However, the peak is shifted to a 
higher applied bias due to the difference in energy between the 
two QW states (Fig. 1b), which is a result of the InAs wells 
QW1 and QW2 having different widths (3.0 nm and 2.4 nm 
respectively). A consequence of this is that the erase voltage is 
higher than the write voltage. 
The resulting current peaks indicate that electrons can be 
transported both into and out of the FG at low voltages (≤ 2.3 
V), and that the current flowing is zero at zero voltage. Thus, 
the tunneling junction operates effectively for charge storage 
memory device applications, since there is no leakage current 
through the barriers when the applied bias is removed and a 
large current density when the appropriate write (or erase) bias 
is applied. The absence of any current density at 0 V and an 
extremely small <1 Acm-2 current density up to ±1 V indicates 
a good data retention as expected from the 2.1 eV barrier 
height of the InAs/AlSb system.  
The simulations of this process allow us to transfer these 
results into another model (SPICE) to characterize the more 
performance-based properties of the memory device using the 
current density relations of Fig. 1f. An important realization 
from the current density results is seen directly from the 
sharpness of the peaks, with very small current (<1 Acm-2) at 
voltages away from the peaks (Fig. 1f). This allows the 
voltages required for the write and erase cycles to be split 
between the CG and channel (with drain, D, and a back gate, 
BG, grounded), where they combine to perform the desired 
write or erase cycle. Crucially, applying one of these half-
voltages does not change the logic state of the cell. Later, we 
will show how this enables us to realize an architecture for a 
RAM.  
 
IV. READ OPERATION 
To read the data stored in a memory chip, we must be able 
to determine the logical state of individual devices (bits) 
within a large array. In Flash memories, device-level readout is 
achieved using a threshold voltage, defined as the bias on the 
CG at which the channel transitions from an insulating to a 
conducting state. As charge is added to the FG of a device, it 
partially screens the potential applied across the device at the 
CG. This shifts the threshold voltage to a larger value, with the 
magnitude of voltage shift given by  







    ,                      (1) 
where CFG is the capacitance between the CG and FG 
(calculated from a parallel plate approximation as 1.2 μFcm-2 
for our devices), and QFG is the charge stored in the FG [14]. 
Note that as both QFG and CFG are directly proportional to 




Fig. 1.  Simulation results (300 K) for the tunneling region of the device. The model used is strictly one-dimensional. a, Schematic of a potential device 
structure. Device includes control gate (CG), back gate (BG), source (S) and drain (D) contacts. b - e, Quantum well (QW) energy levels for the structure are 
shown where the color scale indicates the electron density of states (DOS). No states are shown in the collector, which is interpreted as supplying a current in the 
software as electrons tunnel through the barriers. All voltages mentioned will be applied to the device terminals, as the 15 nm AlSb blocking barrier has been 
accounted for in the nextnano++ modelling of the bandstructure under applied biases. b, 0 V bias (store) c, -1.6 V CG bias for the write cycle. d, -1.9 V CG bias 
for the write cycle. e, +2.1 V CG bias for the erase cycle. f, Current density to CG-channel voltage relation for the write (black) and erase (red) cycles. Labels b, 
c, d and e correspond to the simulation results in the respective parts of the figure. 
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This results in a one-dimensional equation for the threshold 
voltage shift, justifying the strictly 1D simulation used here. 
The threshold voltage shift creates a system in which there 
is a different threshold voltage for the memory device when 
there is no charge present in the FG (1), compared to the 
device when charge is present in the FG (0). The difference 
between these two thresholds creates the threshold voltage 
window (ΔVT) [15], within which we can apply a reference 
voltage (VREF) to determine the logic state of the device: the 
channel will conduct if it is logic 1 (applied voltage is above 
threshold), and will not if it is logic 0 (applied voltage is below 
threshold). Here we propose to use a similar read technique. 
The threshold voltage in this device is produced by applying a 
voltage between the CG and the BG. In the simulations 
presented here, we use a 12-nm In0.8Ga0.2As channel for the 
device (Fig. 1a), although other compositions and thicknesses 
would have a similar effect; 5 nm of InAs or 14 nm of 
In0.7Ga0.3As, for example. This produces threshold voltages, 
which, in turn, allows the logical state of an individual device 
to be read within a large array. This modification also reduces 
the overall strain on the device in comparison to the previous 
samples [9]: the substantial reduction in channel layer 
thickness more than compensates for the increased lattice 
mismatch from introducing a small composition of gallium 
[16].  
The channel forms a QW (QWCH), which raises the 
minimum energy requirement for electron occupation above 
the valence band energy of the adjacent GaSb (Fig. 2a).  
Consequently, at zero or low bias on the CG, the electrons in 
the GaSb valence band cannot move into the QWCH, resulting 
in an unoccupied (and therefore insulating) channel. Applying 
a potential (VCG-BG) between the CG and BG raises the GaSb 
valence band. When a portion of the GaSb valence band 
exceeds the QWCH ground-state energy, electrons are 
transferred from the GaSb valence band into the QWCH, 
causing a transition from an insulating state to a conducting 
state, i.e. there exists a threshold voltage for the transition. 
This is shown in the simulation results of the read operation of 
Fig. 2a for the reference voltage (VREF), where the QWCH state 
(Fig. 2a,b green dashed-dotted line) formed by the In1-xGaxAs 
conduction band is partially below the valence band energy of 
the GaSb (grey short-dashed line): the channel is occupied, 
conductive and the device is in logic 1. For a cell in logic 0 
with the same reference voltage, the valence band lies 
underneath the QWCH ground-state energy and the channel 
remains insulating (pink dotted line).  
The density of electrons in the channel, and hence the 
conductivity, is thus a function of the potential between the CG 
and BG. The conductivity of the channel is 
                                     
2D
en    ,           (2)                   
where e is the charge of an electron and μ is the mobility of 
electrons in the In0.8Ga0.2As channel [17]. The electron 
occupancy of the channel at a given CG-BG voltage is 
calculated using the two-dimensional density of states. Thus, 
the two-dimensional carrier density 








   ,       (3) 
where m*CH  is the effective mass of electrons in the channel 
[17], ℏ is the reduced Planck constant and ΔE is the energy 
overlap between the GaSb valence band and the QWCH energy 
state [18]. Combining equations (2) and (3) with the simulated 
energy overlaps (ΔE) for the device (Fig. 2a) allows us to 
directly obtain a conductivity-voltage relation for reading the 
device, as depicted in Fig. 2c. 
Similar to Flash technology, adding charge to the FG will 
partially screen the potential across the device, in this case the 
CG-BG potential (VCG-BG). This shifts the entire conductivity-
voltage curve to a higher voltage during the write cycle in 
accordance with Eq. (1), represented by the pink dotted line in 
Fig. 2c. Likewise, the erase cycle shifts the relation back 
towards the original state as charge is removed from the FG. 
The resemblance of the read technique with Flash technologies 
has no bearing on how the device can perform as a RAM. 
Indeed, utilizing a similar read technique allows us to assemble 
arrays of multiple devices whilst also enabling single bit 
access: it is the triple-barrier resonant tunneling mechanism 
that allows this memory to operate as a NVRAM. 
V. SPICE ELECTRICAL MODEL 
A SPICE program (ltSPICE) was used to combine the 
write/erase and read simulation results, which were produced 
using the software packages nextnano.MSB and nextnano++ 
respectively [7]. There are many examples of SPICE models 
that have been used to characterize floating gate memories 
[13], [19], [20]. However, they are usually focused on 
 
Fig. 2.  Read operation of the device. a, Simulated band diagram (300 K) 
for the read operation, showing the GaSb valence band relative to the channel 
quantum well state (green dashed-dotted line); at 0 V (black dashed line), at 
VREF for logic 0 (pink dotted line) and at VREF for logic 1 (grey short-dashed 
line). When a portion of the GaSb valence band lies above the QWCH ground-
state energy, electrons may flow from the GaSb into the In1-xGaxAs channel. 
b, Simulated detail of the conduction band and valence band for the resonant 
tunnelling structure, FG barrier and channel parts of the memory under zero 
bias. c, Channel conductivity vs. VCG-BG determined from the simulation 
results to define logic 1 and 0.  
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modelling a device that has already been fabricated, extracting 
information for the model from experimental measurements 
such as capacitive coupling coefficients and tunneling 
parameters (tunneling parameters can also be modelled [20]). 
These are then inserted into the simulation to compare directly 
with experimental data [19], [20]. In this work, where there are 
no established models or experimentally-derived parameters 
available, the data for the tunneling mechanism is represented 
by a voltage-controlled current source (VCCS), modelling the 
current (for a device area, Atun) from a multiple-peaked 
asymmetric-Gaussian fit to the simulated tunneling results of 
Fig. 1f. The result is dependent on the voltage applied across 
the tunneling region. The voltage across the tunneling region 
comes from two biases during the write and erase processes; 
the CG voltage and the source (S) voltage. The combined bias 
across the tunneling region is determined from separate 
investigations of the band structure gradient (and resonant 
tunneling alignments) using a Poisson-Schrodinger solver for 
an extended nextnano++ simulation of the device with voltages 
applied from both the CG and S. These provide a relationship 
between the voltages across the contacts with the voltage seen 
by the tunneling region of the device. Figure 1f already 
includes these corrections for a CG voltage only. This gives us 
a physical model of the tunneling voltages that is likely to be 
more accurate than the capacitive coupling approximation 
[20].  
Further voltage adjustments are made for the effect of band 
bending of the highly doped (n+) CG layer, also using 
nextnano++. We also have to consider the voltage screening 
effect due to the presence of charge on the FG, which changes 
during the write or erase process so the current supplied by the 
VCCS changes as its own current output screens the input 
voltage, i.e. build up, or loss of, charge in the FG during write 
and erase pulses respectively.  
 
The simplest way to model this system is to connect the 
VCCS that contains all of the above information to a capacitor 
with capacitance CT, the total capacitance coupled to the FG 
from the tunneling junction and charge blocking barrier 
(calculated from a parallel plate approximation as 2 μFcm-2, 
Fig. 3). When a voltage pulse is applied, it is converted into 
the voltage across the tunneling junction, from which the 
VCCS responds according to the resonant tunneling simulation 
results of Fig. 1 to release a current, continuously adapted to 
take into account the changing charge on the FG. The electrons 
released in the write process are stored on the FG capacitor 
and a voltage, VFG1 is created (Fig. 3): 








 .           (4) 
This result then feeds back into the VCCS as a voltage 
screening effect. Similarly, this set up can be used to simulate 
charges leaving the FG (erase), where an initial voltage, 
VINITIAL, defines the previously written state for the device. 
Combining equations (1) and (4) with the capacitances for the 
device, approximated as parallel plate capacitors using the 
layer thicknesses and dielectric constants of the materials, 
allows us to obtain an equation for the threshold voltage shift 
of the channel as a function of VFG1,  i.e. 








  .            (5) 
The result is that we can track the threshold shift for any given 
voltage pulse in a transient simulation to determine the change 
 
Fig. 3.  SPICE simulation of the device using a voltage-controlled current 
source containing the resonant tunnelling results of Fig. 1, where the 
tunnelling voltage is given as a function of the CG voltage (VCG), source 
voltage (VS) and charge-screening voltage (VFG1). VINITIAL allows us to add an 







Fig. 4.  Schematic of the proposed architecture for low-power, low-disturb 
NVRAM. Individual cells are addressed by application of half-voltages to the 
appropriate wordlines and bitlines, without disturbing the other cells. For the 
example shown here, wordline 3 and bitline 1 are used to address the target 
cell (indicated by the dashed box). 
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to the conductivity relation of the channel discussed in the 
previous section (Fig. 2c). 
 
VI. MEMORY ARCHITECTURES 
The similarities between the device reported here and Flash 
memory cells readily allows compatibility with Flash 
architectures, i.e. it could be implemented in a NAND type 
architecture, with devices connected in series in large strings. 
This will allow for a low-power, high-endurance alternative to 
NAND Flash. However, large-scale use would require three-
dimensional (3D) implementation and consequent increase in 
areal bit density to compete with the transition from planar to 
3D NAND Flash. An alternative is use in niche applications, 
where reliable data retention, high speed and low energy is 
preferred to the high-bit density of FGMOSFET-based Flash 
memory. 
More interesting, is implementation in an architecture 
suitable for active memory (RAM). The most important 
feature of an active memory is that it allows fast access to 
individual bits (devices) at the command of the user [21]. For 
our devices, this can be realized by implementing a NOR-type 
architecture (Fig. 4). Note that we introduce a new device 
symbol in Fig. 4, similar to the well-known FGMOSFET 
device symbol but combined with a resonant tunneling diode 
symbol to specify the write/erase mechanism. Due to the 
nature of resonant tunneling, the current peaks for the write 
and erase processes are very sharp (Fig. 1f). This allows for 
the use of half-voltages, where half of the required voltage for 
writing or erasing data is applied to the CG and the other half 
to the channel. When only a single half-voltage is applied to 
any device, the state of the device remains intact. This feature 
can be used to target individual devices in an array by 
selecting half-voltages on the desired wordline and bitline, 
which we designate as CG and S respectively. These combine 
to write or erase the target device without compromising the 
data stored in surrounding devices (disturb). It is important to 
note that the BG terminal serves as a common ground for all 
devices in the array, and that devices are back-to-back in pairs 
with grounded drain contacts, permitting a highly efficient 
architecture (Fig. 4).  
The read operation is otherwise identical to that found in 
NOR-Flash memory, and permits the reading of individual 
devices with this architecture [22]. This is achieved by 
applying a read voltage, VREF, between CG and BG (CG and 
ground), to the appropriate wordline, a small voltage, e.g. <0.5 
V, to the appropriate bitline, and testing for channel 
conductivity (current flow). Note that since the devices are 
normally-off, current will only flow if the particular device that 
is addressed is in a logical-1 state. VREF should be chosen such 
that it falls between the two threshold voltages of the 0 and 1 
states, e.g. 0.6 V (Fig. 2c). The ability to target individual 
devices (bits) lends itself towards RAM applications due to the 
speed of addressing an individual bit at random. Unlike the 
dominant RAM technology, DRAM, this memory will be non-
volatile with non-destructive read, but with similar (or 
improved) performance capabilities in other respects. 
VII. FAST, LOW-ENERGY NVRAM 
The modelling indicates that such a NVRAM can operate at 
low voltage, low energy and high speeds. A transient 
simulation for the write cycle with a 5 ns rise time and 5 ns 
duration demonstrating the potential speed of the device is 
shown in Fig. 5a. This gives a total pulse time of 10 ns, similar 
to the speed of DRAM [23]. There is a dependence on both 
rise time and duration of pulse for the threshold shift, thus they 
were set equal for the purposes of investigating the device 
speed. The 5 ns rise time voltage pulse was selected 
specifically with DRAM in mind, where this speed limitation 
is a result of capacitive charging within a memory array. Thus 
the choice of voltage pulse considers capacitive limitations 
brought about by implementation in a hypothetical array. The 
figure depicts the change of threshold voltage in real-time 
during the pulse, along with the corresponding tunneling 
current density, i.e. the current density tunneling into the FG 
during the write pulse (Fig. 5a). The charge density stored in 
the FG is, therefore, the area under this plot, and is the sole 
reason for the change in threshold voltage in accordance with 
Eqn. (1). Fig. 5b shows the same plot for the erase cycle, 
operating at similar speed and voltage; although not exactly 
the same, as the voltages have been optimized for minimal 
disturbances and an exact return to the original state after the 
erase cycle, i.e. with equal area under the current density 
curves (Fig. 5), as we now discuss. 
The four optimized half-voltage pulses are: -0.85 V (CG-
 
Fig. 5.  Transient simulation for the change in threshold voltage (dashed 
black line) during the voltage pulse with the corresponding current density 
through the tunnelling region (grey line) for; a, write cycle (top), and, b, erase 
cycle (bottom). In both cases the logic state is changed within 10 ns. 
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write), 0.90 V (S-write), -1.16 V (S-erase) and 1.16 V (CG-
erase). The total voltage for the write and erase cycles is 
slightly larger than the voltages corresponding to peak current 
density (Fig. 1e). This is due to the change in voltage on VFG1 
during the write and erase process which screens some of the 
applied potential and must be compensated by a slightly higher 
voltage. The unique voltage amplitude to each bitline or 
wordline for write or erase is chosen such that the threshold 
shift for the write and erase processes are exactly opposite, 
ensuring there is no drift in the threshold voltages over many 
cycles. The half-voltages, when applied individually, have a 
negligible effect on surrounding cells. The greatest disturbance 
on the cells was from the -0.85 V write half-voltage applied to 
the wordline, and was determined to be approximately one 
electron loss every 4000 10 ns pulses for a 20 nm feature size. 
The extremely-low disturbance of cells is derived from the 
lack of tunneling current at low voltages. This is demonstrated 
directly from the current density simulations (Fig. 1f), where 
the current density is under 1 Acm-2 in the 0.85 V to 1.16 V 
range (compared to a 104 Acm-2 peak magnitude). For the read 
process, the model predicts an excellent 0/1 threshold contrast 
of 430 mV (Fig. 2c). 
If we now compare some of the important memory metrics 
for different types of memory cells with 20 nm feature size cell 
[23], [24], both in production and under development, we 
observe some interesting results (Table II). The most notable 
is the switching energy, which is lower than both DRAM and 
3D NAND Flash by factors of 100 and 1000 respectively, and 
thus also significantly lower than other emerging memory 
technologies. This remarkable observation is a result of the 
combination of low voltages and small capacitance in our 
devices. Furthermore, it contradicts the argument that non-
volatility requires the expenditure of more energy to change 
states than a volatile memory, due to the energy required to 
overcome the barrier energy [23]. This is not the case for 
resonant tunneling as there exists only very specific energy 
alignments at which the tunneling can occur, allowing us to 
have a high barrier energy but still observe tunneling at small 
voltages. The only issue that comes to light in the 
benchmarking metrics listed in Table II is the electron number, 
which is the downside of the small capacitance of the FG. 
With only 100 electrons in the FG for the written state (0) at 
this feature size, a leakage of 30-50 electrons could result in 
failure of that data cell. However, the simulated 0 V leakage 
currents are negligible at 300 K, with an extremely small 
disturb for half-voltage pulses, as previously discussed. 
Moreover, 2D NAND Flash technologies of similar feature 
size have just 30-50 electrons per cell level [24]. This 
comparison, combined with the high barrier energy and low 
disturb rate, suggests that this low number of stored electrons 
is not a stumbling block, at least until the technology is scaled 
to feature sizes <10 nm. 
VIII. CONCLUSION 
We have demonstrated a III-V semiconductor NVRAM with 
startlingly low switching energy (10-17 J for a 20 nm feature 
size) that operates as a FG memory at significantly lower 
voltages than Flash (≤2.3 V). Positive endurance and data 
retention results are expected due to the extremely low 
switching energy and large barrier energy (2.1 eV), although 
rigorous testing of this on experimental devices is required. 
The combination of nextnano.MSB, nextnano++ and SPICE 
simulations indicate that the device can operate virtually 
disturb-free at 10 ns pulse durations, a similar speed to the 
volatile alternative, DRAM. These advantages are derived 
from the triple-barrier resonant-tunneling mechanism used to 
transport charge in and out of the device, which occurs at 
much lower voltages than other FG memories (i.e. Flash). The 
proposed device has a threshold voltage and threshold voltage 
shift due to charge storage, allowing a similar read process to 
that of FGMOSFET cells used in Flash memory. This is 
achieved using a broken gap (Type-III) conduction band 
alignment formed from an In1-xGaxAs/GaSb heterojunction, 
where the In1-xGaxAs channel is a thin (12 nm) quantum well. 
An excellent contrast in threshold voltages between the 0 state 
and 1 state is achieved. The resemblance to Flash memory 
cells allows NAND or NOR Flash architectures to be directly 
implemented on the device to produce large arrays. The 
simulation results indicate that half-voltages can be used 
within a NOR-type architecture to target individual cells for 
write, erase and read processes. This exclusive feature, 
combined with the increased speed suggested from the 
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Benchmarking metrics of memory technologies with a 20 nm feature size, 
in both production and research phases. The metrics for our memory device 
(20 nm feature size) show that the switching energy is significantly lower 
than all other technologies, including DRAM (100× lower) and 3D Flash 
(1000× lower).  
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be implemented in large arrays as a low-power, non-volatile, 
non-destructively-read alternative to DRAM. 
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